A Circuit Level Fault Model for Resistive Opens and Bridges
نویسندگان
چکیده
Delay faults are an increasingly important test challenge. Traditional open and bridge fault models are incomplete because only the functional fault or a subset of delay fault are modeled. In this paper, we propose a circuit level model for resistive open and bridge faults. All possible fault behaviors are illustrated and a general resistive bridge delay calculation method is proposed. The new models are practical and easy to use. Fault simulation results show that the new models help the delay test to catch more bridge faults.
منابع مشابه
Decreasing Distribution Generation Effects on Grid Short Circuit Level Using Superconducting Fault Current Limiter Through Updating Relays Set-Points
Power system protection at transmission and distribution levels based on overcurrent relays is essential based on their properties such as detection, stability, high speed, backup and error correction accuracy. Since distributed generation sources are connected to the power grid, they not only increase the short circuit level of the grid, but also disrupt the set point of main and backup relays...
متن کاملDiagnosing Resistive Bridges Using Adaptive Techniques
A systematic procedure for locating resistive bridges is presented. Critical path tracing is used to identify a set of “suspect” bridges whose presence could explain all of the observed faulty behavior of the circuit for the original test set. The set of suspects is then reduced by adaptively applying additional tests derived from the failing vector pairs in the original test set. Unlike other ...
متن کاملOptimal voltage testing for physically-based faults
In this paper we investigate optimal voltage testing approaches for physically-based faults in CMOS circuits. We describe the general nature of the problem and then focus on two fault types: resistive bridges between gate outputs that cause pattern sensitive functional faults and opens in transmission gates that cause delay faults. In both cases, the traditional stuckat model is inadequate. The...
متن کاملFault modeling, delay evaluation and path selection for delay test under process variation in nano-scale VLSI circuits
Fault Modeling, Delay Evaluation and Path Selection for Delay Test Under Process Variation in Nano-scale VLSI Circuits. (December 2005) Xiang Lu, B.S., Xi'an Jiaotong University; M.S., Xi'an Jiaotong University Chair of Advisory Committee: Dr. Weiping Shi Delay test in nano-scale VLSI circuits becomes more difficult with shrinking technology feature sizes and rising clock frequencies. In this d...
متن کاملAnalysis of delay caused by Resistive Bridging faults in Secured CMOS 45 nm Technology, Implemented in QDI GHANIA AIT ABDELMALEK, REZKI ZIANI and MOURAD LAGHROUCHE
The article focuses on the defects modeling of secured CMOS circuits, implemented in Quasi Delay Insensitive (QDI). We analyze the static and the dynamic behavior of resistive bridges as a function of its unpredictable resistance. SPICE simulations were performed for 45nm CMOS technology. Simulation results are given for the conditions of defect detection and for the delay induced by the resist...
متن کامل